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1.  Introduction 
 
Large-scale scientific simulations are increasingly being run 
on low-cost PC clusters instead of expensive vector 
supercomputers.  There is also a growing interest in 
conducting simultaneous simulation and visualization on the 
same PC cluster.  To offer this capability, the 3D graphics 
power of the PC cluster system must be enhanced.  This 
paper presents the design and performance of a hardware 
image compositing device that we have developed to support 
scalable, real-time parallel volume rendering.  
For the design of the hardware image compositing device, a 
comprehensive experimental study of software image 
compositing was performed on a 512-node PC cluster. The 
test results not only guided our design but also justified the 
use of hardware image compositing for scalable real-time 
rendering. The resulting compositing device has an 8-input-
1-output pipelined design.  We have built a volume graphics 
enhanced PC cluster system using this hardware compositing 
device and NVIDIA GeForce 4 cards 1.  
The rest of the paper is organized as follows. Section 2 
discusses related work.  Section 3 presents experimental 
results, which show the bottleneck in the software 
compositing process, on a 512-node PC cluster.  Section 4 
describes our design principles in response to the 
experimental results. The architecture of the compositing 
hardware is given in Section 5. Section 6 presents the 
performance of the hardware device as well as the PC cluster 
system using this device. 
 
2.  Related Work 
 
In object-space parallel rendering, the image compositing 
often dominates the overall rendering performance, since it 
requires inter-processor communication. Parallel image 
compositing has thus been an active area of research and 
both software and hardware approaches have been proposed. 
For polygon parallel rendering, a hybrid sort-first and sort-
last approach has been investigated 2.  For volume rendering, 
a sort-last configuration is generally used 3. The binary-swap 
compositing (BSC) algorithm introduced by Ma et al. 4 has 
been adopted by many parallel-rendering systems. Lee et al. 
have developed a pipelined algorithm that is particularly 
efficient for mesh networks 5. Lightning-2 6 and Sepia-2 7 
are two hardware image compositing designs. Lightning-2 
provides a DVI-to-DVI interface and employs scan-line 
based pixel mapping.  Sepia-2 is a custom PCI card using 
pipelined associated blending operations. 
It is worth noting that the PC cluster built with Sepia-2 uses 
ServerNet-2, a high-speed network based on a hierarchical 
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switched topology, with one Sepia-2 board for every 
graphics accelerator.  For a large PC cluster, ServerNet-2, a 
non-blocking Clos switch network 8, 9, can scale efficiently; 
however, the multi-stage communication inherent in the 
compositing process is like to incur a significant 
communications overhead and the extra wiring needed could 
be costly.  As shown below, our compositing hardware 
design results in an overall low-cost and simple system 
configuration. 
 
3.  The Compositing Bottleneck Using Software 
 
The BSC algorithm has been shown to demonstrate scalable 
performance on large tree networks 4.  When BSC is used, 
an object-space partitioning scheme needs to be employed, 
and we must be able to determine the image compositing in 
a straightforward manner.  The compositing process, which 
pairs up processors in order of compositing, starts as soon as 
all processors complete rendering of their local sub-
volumes.  If there is a total of NP processors, then the 
compositing process takes  )(log2 PN  stages, as in simple 
binary compositing.  However, BSC is more efficient than 
simple binary compositing as a result of keeping all the 
processors involved in the full course of the compositing and 
by reducing the image data that must be transferred and 
computed while moving up the compositing tree.  This is 
done, at each compositing stage by having the two 
processors involved in a composite operation that splits the 
image plane into two pieces, with each processor taking 
responsibility for one of the two pieces. Figure 1 illustrates 
BSC when eight processors are used. 
PC clusters that commonly employ switch networks are 
unable to attain comparable scalable rendering performance, 
especially when hardware-accelerated rendering is used. 
Furthermore, BSC is less optimal when the number of 
processors utilized is not a power of two.  To assist our 
design of compositing hardware, we evaluated an 
implementation of BSC for volume rendering on the SCore 
Cluster III 10. 
 
 
 
 
 
Figure 1: The principle of parallel composition of Binary-
Swap-Compositing 
 
3.1. Experiment on Software Image Compositing 
 
The purpose of our performance study is to gain an 
understanding of the communication requirements of BSC 
on a typical high-performance PC cluster like the SCore III. 
We investigated whether it is possible to maintain high 
frame rates (e.g., 30 frames per second) as more processors 
are added to cope with larger problems.  The SCore Cluster 
III is a PC cluster developed by the Real World Computing 
Partnership (RWCP). The system specification of SCore III 
is shown in Table 1.  In the system, the Cluster System 
Software, SCore, is used.  Since the high performance 
communication library PMv2 and a Myrinet network are 
used, the communication overhead is only 7µs with MPI 
(Message Passing Interface). 
 
Table 1: The specification of RWCP SCore Cluster III 
 
CPU Pentium III 933MHz (512PC x 2CPU) 
Memory 512MB 
Network Myrinet 2GBits/sec 
SCore4.2.1 
(Real World Computing Partnership) OS 
Linux Kernel 2.2.16 
 
The parameters of the volume data used in the experiment 
are shown in Table 2, and the generated images are shown in 
Figure 2 (1) and (2) respectively.  Total processing time T 
can be divided into rendering time Tr and compositing time 
Tc.  Thus, the total processing time can be expressed as: 
cr TTT += .                                                   (1) 
Tr, Tc, and T, which are proportional to screen size, are 
shown in Figure 3.  The comparison between T and Tc is 
shown In Figure 3 (a) and (b), and that of T and Tr is shown 
in Figure 3 (c) and (d). 
The maximum and minimum values of the compositing time 
measured in the experiment are shown in Table 3. 
 
Table 2: The conditions of the time measurement. 
 
Test No. Volume data (voxels) Screen size (pixels)
2562 
5122 (1) Human head (128 x 128 x 128) 
10242 
2562 
5122 (2) 
Human body 
(512 x 512 x 512) 
10242 
 
Table 3: The minimum and maximum processing time for 
composition using BSC.  (ms) 
 
Screen size (pixels) 
2562 5122 10242 Dataset 
Min Max Min Max Min Max
Human head 7.6 31.3 39.2 80.7 161 333
Human body 6.8 31.9 37.7 81.1 162 334
#1PC       #2PC         #3PC        #4PC         #5PC         #6PC       #7PC         #8PC 
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(1) Human head 1283                      (2) Human body 5123 
Figure 2: The images of the volumes used in the experiment. 
 
3.2. Image generation bottleneck at video rate 
 
To speed up the rendering process, it is necessary to increase 
the number of processors.  However, the compositing 
overhead also increases with the increase of the number NP 
of node PCs (See Figure 3 (a) and (b)).  
In the software implementation of BSC method, not only Tr 
but also Tc is parallelized.  The rendering time decreases by 
Pr NT  corresponding to the number of NP, as shown in 
Figure 3 (c) and (d).  Conversely, the compositing time 
increases after a slightly decreasing.   
 
 
(a) Results of T and Tc for human head with BSC. 
 
 
(b) Results of T and Tc for human body with BSC. 
 
 
(c) Results of T and Tr for human head with BSC. 
 
 
 
(d) Results of T and Tr for human body with BSC. 
 
Figure 3: Measured BSC time (seconds). 
 
Below is our understanding of the compositing time increase 
based on our experimental results. It is logical to assume that 
the compositing process includes both processes that can be 
parallelized and those that cannot. Provided the compositing 
time which can be parallelized is Tcp, and the compositing 
time which can not be parallelized is Tcf, Tc can be expressed 
as:  
cfPcpc TNTT += /  .                                           (2) 
It is clear that the compositing time increases when the 
number of processors is increased in Figure 3 (a) and (b), 
since the second term Tcf in Equation (2) increases. This is 
called the communications overhead.  The compositing time 
for a size of 5122 pixels is about 40 ms. That is to say, in a 
massively parallel environment, there is a bottleneck 
preventing the realization of image generation at video rate 
by software implementation even though the BSC method is 
used. 
 
4.  Proposed Hardware 
 
For the above reasons, it is necessary to use a special type of 
hardware for image generation at video rate.  The necessary 
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functions and performances for implementations are as 
follows. 
 
4.1. Reduction of scale of circuitry 
 
? Reduction of number of communication times for each 
node 
The Sepia-2 system, acquiring the compositing data in 
the compositing phases via the special network switch 
the minimum number of communication times negotiated 
by the software, is  PN2log  per node PC. 
In our proposed method, the compositing unit completes 
the entire process after the composting data is transferred 
from each node PC. For this reason, the minimum 
number of software negotiations is only once per node 
PC, no matter what the number of parallel node NP is.  
Therefore, it can sustain the processing efficiency in a 
massively parallel environment. 
 
? Adoption of the binary tree method 
The basic principle of the Binary Space Partitioning 
(BSP) 11 is illustrated in Figure 4(a) and (b). In BSP, the 
number of node PCs contributing to the compositing 
process is reduced by half along the binary tree structure.  
Therefore, the wiring, which is a primary factor in 
determining the scale of the hardware circuitry for 
communication of data exchange, can be simplified.  
Thus, it is suitable for making pipelined high-speed 
hardware from the viewpoint of reducing circuit scale.  
 
    
 
 
Figure 4: The image composition of local images using a 
compositing tree. 
 
A naïve example of an 8-input-1-output compositing unit is 
shown in Figure 5 (a).  In this example, the unit consists of 
an 8 x 8 crossbar switch in the first stage, a 4 x 4 crossbar 
switch in the second stage, and a 2 x 2 crossbar switch in the 
last stage.  However, when using a binary tree, we need only 
to consider the adjacent connection of the two nodes, which 
have sub-images along the binary tree structure. It is not 
necessary to consider the arbitrary connections of the node 
PCs.  Therefore, the compositing unit needs only a type of 
2x2 crossbar switch, radically simplifying the circuit.  A 
diagram is shown in Figure 5 (b). 
 
   
 
Figure 5: Reduction of the scale of the circuitry. 
 
4.2. Compensation for synchronization delay 
 
Generally, both the image data items to be composited have 
to be synchronized. This is carried out by the MPI 
synchronization command or its equivalent. This is not a 
complete solution, because the software causes the different 
delays among the node PCs as shown in Figure 6. The delay 
is about 20µs when the Myrinet network is used, whereas it 
is about 200µs for an Ethernet network is used. Thus, the 
compositing unit needs a mechanism to compensate for 
these delays.  
 
4.3. Processing scalability 
 
 A massively parallel system has to be achieved by simply 
connecting the 8-input-1-output compositing unit without 
effecting any structural changes. The diagram is shown in 
Figure 7. Since the binary tree method is used, a hierarchical 
connection can be easily realized for a massively parallel 
system.  The total delay time TN can be calculated from  
 PdN NTT 8log= .                               (3) 
Where Td is the delay time generated from the 8-input-1-
output compositing unit. NP is the number of inputs to the 
compositing unit. 
 
 
 
Figure 6: The delay compensation mechanism for the data 
input to the image-composition device. 
CS:8x8 
CS: Crossbar
Switch 
BL: Blender 
BL 
BL 
BL 
BL 
BL 
BL 
BL
CS:2x2 
BL
BL
BL
BL
BL
BL
BL 
CS: Crossbar 
Switch 
BL: Blender 
I4 
   (a) A naïve implementation of 
an 8-input-1-output 
compositing unit.
(b) An adjacent 
node connection of 
an 8-input-1-output 
compositing unit.
(a) Local images of sub 
volumes 
(b) A Compositing tree 
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Figure 7: The implementation of a massively parallel system 
by hierarchical connection. 
 
5.  Design of the Prototype Pipeline Compositing 
Unit 
 
5.1. Appearance of the prototype hardware 
 
A photo of the prototype hardware is shown in Figure 8. The 
compositing unit talks to each PC through a PCI interface 
board  
 
  
 
Figure 8: The appearance of the prototype pipeline 
compositor. 
 
5.2. Pipeline compositing circuit 
 
A block diagram of the designed pipeline compositing 
circuit is shown in Figure 9. There are 8 input channels and 
one output channel. The priority and sub-image consisting of 
color information (R (red), G (green), B (blue), A (alpha)) 
are transferred through the input channel. As the priority is 
unchanged per frame, it is transferred once at the beginning 
of the frame data. The priority is used for selector 
controlling to determine which sub-image, transferred 
through A or B channel, is front to the viewpoint. The 
compositing of the two images is carried out separately for R, 
G, and B in the BLENDER shown in Figure 9. The 
compositing circuit is composed of pipelines with a bit-
width of 36 (8bits each for R, G, B, A respectively, and a 4-
bits control bit) and 21 pipeline stages.  The operating 
frequency is 33MHz, the speed of PCI32 bus. The FIFO in 
Figure 9 is for the compensation of the delay time among the 
images input to the compositing circuit. It can compensate 
for up to a maximum of 1 ms delay time. For the parallel 
system over 8 node PCs, the compositing can be 
implemented by connecting the compositing unit 
hierarchically. 
 
 
 
Figure 9: A block diagram of the pipeline compositor. 
 
5.3. Compositing commands 
 
The list of compositing commands between the interface 
board and the compositing unit is shown in Figure 10.  The 
commands are categorized as follows. 
? Hardware initialization 
? Frame data transfer 
? Priority setting   
? Status informing 
Every command is composed of 36 bits.  The upper 4 bits 
are for command identification, and the lower 32 bits are for 
parameters corresponding to the commands.  The bit 
assignment is shown in Table 4. 
In order to make it follow the hierarchical connection 
scheme of the compositing unit, the series of commands 
passes through the compositing unit, i.e., the commands are 
output from each unit without any change in format except 
for the priority number and pixel data.  The pixel data in the 
frame data feeds back the compositing result through the 
compositing unit.  The priority number is substituted for the 
highest priority number in the compositing unit and output to 
the following compositing unit. 
 
 
 
Figure 10: Command list of the compositor. 
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Table 4: Assignment of 36 bits Data. 
 
Bit 35-32 31-24 23-16 15-8 7-0 
Dummy Command 0 - - - - 
Pixel Data 1 Red Green Blue Alpha 
Channel Enable 2 1 - - - 
Channel Disable 2 2 - - - 
Set Priority 2 4 - Priority (9bits) 
FIFO Reset 2 8 - - - 
Frame Start 2 16 - - - 
Frame End 2 32 - - - 
Channel not Ready 4 1 - - - 
Pixel Count Mismatch 4 2 - - - 
Illegal Command 4 4 - - - 
 
5.4. Electric interfaces 
 
The transfer between the interface board and the 
compositing unit is carried out using the LVDS (low voltage 
differential signaling).  This process converts the parallel 
data into serial data to prevent skewing of signal wave 
caused by high-speed transfer. Converting from the 
CMOS/TTL signal to the LVDS format is carried out using 
the VLSI chip (DS90CR483/484, National Semiconductor 
Inc.). The interface boards and compositing unit are 
connected via LVDS cables, which can transfer 48-bit-wide 
parallel data at 33MHz. In the prototype, the cabling is 
composed of 8 wires, each assigned 6 bits of parallel data 
plus 1 wire for clock signal. The basic clock frequency 
33MHz of the PCI bus (PCI32) is multiplied up to 198 MHz 
(33 MHz 6× ) using a PLL (Phase Locked Loop).  Thus, the 
parallel data is serialized at a clock speed of 198 MHz. The 
compositing unit, receives the data in a frequency of with 
198MHz clock speed, and converts the serial data into 
parallel data using the DS90CR484.  The transfer speed is 
also 633× Mbits/s for each line.  The effective bandwidth 
of the 8 lines is 1.58 Gbits/s.  This speed is higher than the 
PCI bus speed of 1.064 Gbits/s (PCI32).  This means that the 
unit has efficient processing margin.  Most of the logic 
circuits use Altera’s FPGA and most logic descriptions use 
VHDL in the design of the interface board and the 
compositing unit. 
 
6.  Performance Evaluation 
 
For evaluating the prototype compositing unit, a sort-last 
parallel volume rendering system - VG Cluster 1 was built.  
The processing speed is measured using the system.  In this 
system, VolumePro500 12, high-speed volume rendering 
engines were used to render the sub-image and the 8-input-
1-output prototype compositing unit was used for the 
compositing sub-images. 
 
6.1. The parallel volume rendering system 
 
The configuration of the parallel volume rendering system 
using the prototype compositing unit is shown in Figure 11 
(a), and a photo of the system is shown in Figure 11 (b).  In 
this system, rendered sub-images on node PCs are 
transferred to the compositing unit via the PCI interface 
board (IFB) inserted into the PCI bus.  The output image 
from the compositing unit is composited taking into account 
the occlusion of the sub-images, and is then transferred to 
the frame memory of the graphics board in the server PC 
through the PCI interface board (IFB), and finally generating 
the total image. The sub-image may be generated using the 
high-speed volume engine (VGB) or by software. However, 
the massively parallelization is necessary for high-speed 
rendering when using software rendering (e.g. ray-casting). 
 
   
 
   (a) Configuration                         (b) Appearance 
 
Figure 11: The parallel volume rendering system using the 
prototype compositing unit. 
 
6.2. Measurement of the processing time of the prototype 
compositing unit 
 
The evaluation of the performance of the compositing unit is 
carried out using the above system.  The measured results 
for processing time of the compositing unit are shown in 
Table 5.  The measured data includes the sub-image data-
transfer-time through the interface board (IFB output), 
compositing time, and receiving time of the final image 
through the interface board (IFB input). 
 
Table 5: The performance of the pipeline compositor (ms). 
 
Screen size 
(pixels) 
IFB output 
Tpcio (P2) 
Compositing 
 
IFB input 
Tpcii (P2) 
2562 2.47 0.69 2.48 
5122 9.39 0.69 8.75 
10242 37.07 0.69 33.84 
 
Actual measurement is possible within 8 parallel PCs when 
using the prototype compositing unit.  The compositing time 
of the system over 8 parallel PCs is estimated using 
Equation (4) based on the measurement results. The 
compositing unit of the system over 8 parallel PCs is 
connected using hierarchical connection, as shown in Figure 
7. The delay time of the compositing unit can be calculated 
from Equation (3).  Since there are 21 pipeline stages in the 
compositing unit, and the operating frequency is 33MHz, the 
calculated delay time for the 8-input-1-output unit 636ns.  If 
the number of processors is NP and image size is P2 pixels, 
the compositing time TH can be calculated from Equation (4). 
  )(log 28 PTNTT pcioPdH += .                              (4) 
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Where )( 2PTpcio  is the transfer time of the 2D sub-image 
from the interface board to the compositing unit, which is 
determined by the screen size of P2. Furthermore, )( 2PTpcio  
can be expressed as: 
22 1)( P
R
RPT
effect
pcipcio ⋅⋅= .                                (5) 
Where 
61033
1
×=pciR  seconds, is derived from the PCI 
standard.  Reffect is the coefficient of the effective efficiency 
of the PCI bus, which in turn depends on the chipset to 
control the PCI32 on the main board of the PC; it is 
calculated as about 0.86 from Table 5.  Thus, we obtain as 
effect
pci R
R 1⋅  to be 8105.3 −× . 
 
Table 6: Time measured on VG Cluster: Human head 2563. 
(sec) 
 
Screen size (pixels) 
2562 5122 Mode Node PC 
Rendering Compositing Rendering Compositing 
2 0.0139 0.0032 0.0261 0.0107 
4 0.0134 0.0032 0.0255 0.0108 HH 
8 0.0132 0.0032 0.0253 0.0108 
2 0.1350 0.0032 0.5198 0.0108 
4 0.0680 0.0032 0.2685 0.0109 SH 
8 0.0352 0.0032 0.1396 0.0108 
2 0.1341 0.0106 0.5198 0.0428 
4 0.0674 0.0194 0.2685 0.0787 SS 
8 0.0345 0.0291 0.1396 0.1182 
 
Table 7: Time measured on the VG Cluster: Human body 
5123. (sec) 
 
Screen size (pixels) 
2562 5122 Mode 
Node 
PC 
Rendering Compositing Rendering Compositing 
2 - - - - 
4 0.1201 0.0032 0.1314 0.0108 HH 
8 0.0820 0.0032 0.0940 0.0108 
2 4.9084 0.0032 18.6686 0.0108 
4 2.6981 0.0032 9.6096 0.0109 SH 
8 1.3876 0.0032 4.9882 0.0108 
2 4.9084 0.0118 18.6686 0.0486 
4 2.6981 0.0222 9.6096 0.0916 SS 
8 1.3876 0.0324 4.9882 0.1313 
Table 8: Time measured on SCore Cluster III at SS mode of 
the rendering software implemented in the VG Cluster: The 
human head 2563. (sec) 
Screen size (pixels) 
2562 5122 Mode Node PC 
Rendering Compositing Rendering Compositing
2 0.1341 0.0106 0.5198 0.0428 
4 0.0674 0.0194 0.2685 0.0787 
8 0.0345 0.0291 0.1396 0.1182 
16 0.0176 0.0379 0.0690 0.1525 
32 0.0095 0.0473 0.0353 0.2024 
64 0.0048 0.0562 0.0188 0.2293 
128 0.0032 0.0657 0.0104 0.2663 
256 0.0026 0.0738 0.0071 0.3009 
SS 
512 0.0033 0.0828 0.0065 0.3351 
 
Table 9: Time measured on SCore Cluster III at the SS 
mode of the rendering software implemented in the VG 
Cluster: The human body 5123. (sec) 
Screen size (pixels) 
2562 5122 Mode Node PC 
Rendering Compositing Rendering Compositing 
2 4.9084 0.0118 18.6686 0.0486 
4 2.6981 0.0222 9.6096 0.0916 
8 1.3876 0.0324 4.9882 0.1313 
16 0.7303 0.0417 2.6941 0.1383 
32 0.3830 0.0509 1.4247 0.2089 
64 0.2027 0.0600 0.7662 0.2479 
128 0.1145 0.0694 0.4071 0.2853 
256 0.0646 0.0780 0.2214 0.3219 
SS 
512 0.0356 0.0864 0.1335 0.3899 
 
6.3 Relaxation of the saturation of the processing 
performance in a massively parallel system 
 
For the evaluation, a parallel rendering program was 
implemented in the VG Cluster. With this program, the 
rendering and compositing modes can be selected as 
hardware (H) or software (S). For example, HS in the Tables 
means hardware rendering / software compositing. Because 
measuring of time is impossible over 8 parallel PCs due to 
the limitations of the VG cluster, in case of SS, the 
evaluation is carried out using the time measured from 
SCore Cluster III with the above program implemented. The 
results are shown in Table 6-9.  In case of the SH and HH 
mode, the results obtained from SCore Cluster III were used 
for S, and the results estimated from Equation (4) were used 
for H for over 8 PCs. We regard this assumption as 
reasonable because, 1) rendering and compositing are clearly 
separated; 2) the access to compositing unit from each PC is 
only once at the starting of the composition regardless of 
number of PCs. The estimated processing time over 8 
parallel PCs is shown in Figure 12. It is clear that the 
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saturation of the processing performance is improved from 
this Figure. 
 
(a) Performance prediction on SH mode for human head 
 
 
(b) Performance prediction on HH mode for human head 
 
 
(c) Performance prediction on SH mode using human body 
 
 
 (d) Performance prediction on HH mode for human body 
 
Figure 12: Performance prediction of the volume rendering 
using the composition unit under massively parallel 
conditions. (sec) 
7.  Conclusion 
 
A key finding of our study is that for PC cluster system like 
this to support real-time volume visualization and to be 
scalable to large-scale problems, hardware support for image 
compositing is needed. Our design for a hardware 
compositing unit closely follows the lessons we have learned 
through the experimental study conducted on the 512-node 
PC cluster. 
The 8-node prototype system we have built using this 
hardware compositing unit and commodity graphics cards 
can deliver a 25Hz update rate for rendering 5123 voxels to 
5122 pixels.  This performance will scale with system size 
and will profit from the increasing performance of newer 
commodity graphics cards. Volume graphics enhanced 
systems such as this are thus ideal for conducting 
simulation-time volume visualization as a means of tracking 
simulations. 
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